Abstract-VCO-based phase-domain modulators employ the combination of a voltage-controlled-oscillator (VCO) and an up/down counter to replace the analog loop filter used in conventional modulators. Thanks to this highly digital architecture, they can be quite compact, and are expected to shrink even further with CMOS scaling. This paper describes the analysis and design of such converters. Trade-offs between design parameters and the impact of non-idealities, such as finite counter length and VCO non-linearity, are assessed through both theoretical analysis and behavioral simulations. The proposed design methodology is applied to the design of a phase-to-digital converter in a 40-nm CMOS process, which is used to digitize the output of a thermal-diffusivity temperature sensor, achieving ± 0.2 • (3σ ) phase inaccuracy from -40 to 125 • C and a sensorlimited resolution of 57 m • (RMS) within a 500-Hz bandwidth. Measurements on the prototype agree quite well with theoretical predictions, thus demonstrating the validity of the proposed design methodology.
I. INTRODUCTION

I
N recent years, time-to-digital converters (TDCs) have found many applications, especially in digital PLLs and instrumentation applications [1] [2] . One specific class of TDCs, known as phase-to-digital converters, can be used to digitize the phase of a periodic input signal. Phase-to-digital converters based on the ADC architecture, i.e., phasedomain modulators (PD Ms), have been used in readout circuits for single-photon avalanche diodes (SPADs) [3] , wireless receivers [4] , resistor-based temperature sensors [5] , and thermal-diffusivity-based (TD) temperature sensors [6] . This results in a DC component proportional to their phase difference, as well as higher order components. The multiplier's output is applied to a loop filter, which in the case of a 1 st -order modulator is an integrator [7] . The loop filter drives an M bit quantizer, which, in turn, drives an M bit phase DAC that adjusts the phase of V D E M . The loop attempts to minimize the DC component at the integrator input in a manner, and as a result, the output bit-stream is a digital representation of the signal phase I N .
The architecture of a PD M is similar to that of an analog PLL, and as such it is capable of rejecting wide-band noise while detecting the phase of an input signal relative to that of a reference. This property has been exploited for the readout of temperature sensors based on the thermal diffusivity (TD) of silicon [6] - [8] . Such TD sensors output a small (millivoltlevel) signal, whose phase-shift is a function of temperature, but which is accompanied by relatively large amounts of wideband noise. Since their accuracy improves with process scaling, smart TD sensors, i.e., TD sensors with a digital output, are well suited for the thermal management of SoCs. In such applications, however, area is at a premium, and so most published designs occupy less than 10 000 μm 2 [10] , [11] . This in turn puts pressure on the area of the PD M, which currently dominates the area of smart TD sensors.
This issue has been addressed by the adoption of a highly digital PD M based on a voltage-controlled oscillator (VCO), first implemented in a mature 0.16-μm CMOS process [8] , and later shown to scale in a more advanced 40-nm CMOS process [9] . Inspired by compact VCO-based ADCs [12] [13], a VCO translates the input signal into the frequency domain. The phase-shift of this frequency-domain signal is then digitized by an all-digital phase-domain ADC based on an up/down counter, which acts as an integrator. Thanks to this highly digital architecture, such VCO-based PD Ms take full advantage of technology scaling, as proven by a x3 smaller area and x2 less supply voltage requirement when ported from 0.16-μm to 40-nm CMOS [8] [9] . However, an analysis of this architecture discussing potential drawbacks and design trade-offs, has not yet been reported. This paper will analyze the unique features of VCO-based PD Ms that differentiate them from VCO-based ADCs and analog-based PD Ms. Section II will describe the operation of a general multi-bit VCO-based PD M. The quantization error associated with its digital counter is discussed in Section III. Section IV discusses the design of the digital counter, based on counter wrap-around constraints. The effect of non-linearity is tackled in Section V. A second order modulator with potentially higher SNR is presented in Section VI. In Section VII, the developed models will be used to go through the design procedure of a prototype firstorder PD M and expected performance will be compared to experimental results. Finally, the conclusions highlights how the proposed design procedure can lead to area-efficient VCO-based PD Ms with performance comparable to analog-based designs.
II. VCO-BASED PD
M ARCHITECTURE
The VCO-based version of this architecture is shown in Fig. 2(a) . V IN is converted into variations of the VCO's output frequency. The counter acts like an integrator, while its up-down input (DEM) facilitates chopper demodulation, i.e., multiplication by a square wave, since it determines whether the counter's state is either incremented or decremented. The value accumulated by the counter after one cycle of DEM will then be proportional to the integrated phase-shift between DEM and the VCO's output frequency, thus emulating the function of an integrator.
This highly digital implementation avoids the need for the large capacitors usually employed in analog loop filters and enables an efficient implementation of the M bit quantizer, which can be realized by sampling the M MSB's of the digital integrator output.
For maximum accuracy, both analog and VCO-based modulators are usually operated as incremental converters, in which the integrator is reset before each conversion [14] . A sinc filter (implemented by a simple counter) can then be used to decimate the converter's output [14] . An implementation of the first order VCO-based PD M is shown in Fig. 2(b ). An S bit up/down counter is used to combine demodulation and integration, while an M bit register acts as the quantizer. The quantizer sampling clock (F S ) is typically chosen at the same frequency as F DEM [7] .
In order to prevent meta-stability problems in the counter, a flip-flop is used to synchronize the up/down signal to the next edge of F V C O . This is similar to the clock re-synchronization [15] required when two clock domains cross each other. This re-synchronization clock is shown as F SYNC in Fig. 2(b) .
III. NOISE ANALYSIS AND COUNTER QUANTIZATION
The VCO-based PD M has three major noise sources: quantization noise, up/down counter's quantization error and VCO's phase noise. As is well-known, the 's quantization noise can be reduced by increasing M, its order or sampling rate [18] .
The second noise source, due to up/down counter's quantization, is unique to VCO and counter based modulators. Unlike an analog integrator, an up/down counter can only count integer values and hence imposes rounding on its input. In the following, a simple expression for the quantization noise associated with the operation of the up/down counter will be derived.
For this analysis, we will model the counter as an ideal discrete-time integrator that introduces some input-referred quantization error at the end of every up/down cycle. The timing diagram in Fig. 3 shows how this simplification can be made. Here, we are also assuming that the input carrier signal is a sinusoid with frequency F I N and a signal phase shift I N with respect to the reference square-wave up/down signal with D AC = 0.
The frequency of the VCO (F V C O ) can be expressed as:
where K V C O is the VCO gain, V A is the amplitude of the input carrier and F N O M is the nominal VCO output frequency. After integrating F V C O for each full up period (τ U P ) and a full down period (τ D OW N ), an ideal counter, i.e., a counter without any quantization error, would compute the residual count C given by:
Every period, C is computed and then accumulated with the previous result. For an up/down signal with a duty cycle 
It should be noted that while an exact 50% duty cycle can be guaranteed by a fully digital chopper, the mismatch or duty-cycle errors of an analog chopper will result in residual offset [16] . The absence of residual chopper offset is a distinct advantage of this architecture.
Shifting the phase of the up/down signal by D AC (due to the phase DAC action) is equivalent to shifting the input signal by − D AC ; thus a more general form of (3) is:
During regular operation, the feedback loop ensures that on average sin
for small phase differences, we can model the relationship between C and phase as a gain factor K (Fig. 4) . The phase-to-count gain K can be readily defined from (4) as:
However, a digital counter can only accumulate integer values because it only responds to the edges of F V C O , which is equivalent to rounding C to an integer before the accumulation operation. Fig. 5 demonstrates the timing diagram resulting Q U (N) and Q D (N) are deterministic for a given F V C O and up/down signal. As will be shown later, VCO's accumulated jitter at the N th cycle will randomize the timing and duration of events Q U (N) and Q D (N). Thus, the VCO will introduce significant dithering, and the quantization error can be assumed to be uniformly and randomly distributed on the [0 1] interval and uncorrelated in time.
This is analogous to approximating as white noise the quantization error introduced by the comparator of a modulator [17] . Noting that the average quantization error is 0.5, the variance of Q U (N) and Q D (N) can then be computed as [18] :
As can be seen on Fig. 5 , the total error for the N th cycle [ Q T (N)] is given by the error on the up period minus the error on the down period
The total error after N up/down cycles can be written as the sum of the following series:
Since each element in the series has a variance of σ 2 Q , and is assumed to be uncorrelated from the others, the variance of the total error is equal to the sum of all component variances:
while the mean of the total error is zero. When N 1, this error converges to 8Nσ 2 Q . The bandwidth of this error is F I N /2, since it manifests every time an up/down count period is completed. Using (7), we get the total power of the error in fractional counts (σ 2 T OT AL ) for a bandwidth F BW :
If the sampling rate (F S ) of the PD M is chosen equal to F I N , then the ratio F S /2F BW is also known as the oversampling ratio (OSR) of the modulator. Now, we can replace the discrete-time block in Fig. 4 with an integrator and an additive white noise source ( Q E R R ) with a power of σ 2 T OT AL , as shown in Fig. 6 . The error in fractional counts can be directly converted into phase, which results in an input-referred phase error with an in-band power of σ 2 P , where:
By using (5), the RMS in-band error in radians (σ P,r ) is:
Looking at (12), we can make an important conclusion: the input-referred quantization noise due to the digital counter scales inversely with the product of signal amplitude and VCO gain, i.e., the frequency swing at the VCO output. For a given F I N and V A , K V C O or OSR must be increased to suppress such quantization noise. Since a larger OSR implies a lower conversion speed, increasing K V C O is more desirable. This analysis has been also confirmed by system-level simulations, i.e., the simulation of an ideal modulator with additive noise (to breakup strong idle tones) as shown in Fig. 6 (simulated in MATLAB), and a mixed-signal simulation in CppSim [19] .
In both models, achieved at low frequencies between both models and the theoretical prediction. The quantization noise is predicted to be 38 m • for OSR = 1024, which corresponds to ∼1 ms conversion time. The idle tone around 400 kHz for the CppSim model results is attributed to the limited accuracy of the timedomain model (100 ps). The idle tone is not observed in measurement results. Although low-frequency idle tones are a typical issue for 1 st -order modulator, they do not appear in the simulation shown in Fig. 8 because of the dithering action of the thermal noise superimposed on the input signal. In typical sensing applications of the phase-domain read-out, such as those shown in section VII, the input signal is characterized by a small amplitude and relatively large noise that is enough to dither the modulator.
The agreement of the two models with (12) means that long time-domain simulations can be avoided when only the in-band behavior of the counter's quantization noise is of interest, since a simple noise source at the input of the discretetime integrator is sufficient to capture its low-frequency noise behavior.
Once the counter quantization noise is calculated, we can determine the VCO's phase noise requirement. For this analysis we assume that thermal noise dominates the VCO phase noise. In order to make the analysis consistent with the model in Fig. (5) , we first derive the effect of phase noise in terms of fractional counts and then refer the error back to phase.
First, we assume a fractional frequency power spectral density (PSD) S Y (f) due to phase noise. For simplicity, we also assume F VCO = F NOM .
From (2), we can convert S Y (f) into fractional count PSD S C (f). Up/down modulation acts as a chopper, or a mixer, and down-modulates to DC the frequency noise spectrum around F IN , where F IN is the modulation frequency [16] . Without up/down operation, counter output is simply F NOM times the count period of 2τ UP , so:
We can relate S Y (f) to VCO's phase noise L (f) [26] :
By combining (13) with (4) and (14), we get the PSD of the input-referred noise as:
Note that S IN (f) is the equivalent noise on the input phase signal and it is different from the VCO phase noise L (f). The variance due to S IN (f) can be obtained by integrating S IN (f) over the bandwidth of interest from DC up to F BW . As expected, only the VCO phase noise at an offset F IN from the carrier contributes to the output. Noise at lower frequencies (such as flicker noise) is suppressed because it will be up-modulated around F IN by the up/down modulation and filtered by the decimation filter, which is analogous to the flicker-noise suppression in chopper amplifiers [16] . However, most practical VCOs can still exhibit flicker noise at an offset frequency form the carrier around and above F IN . In that case, the flicker noise corner can be reduced by a wide-band lownoise amplifier that precedes the VCO [8] . If the system allows it, the carrier frequency F IN can also be increased to avoid flicker noise, at the cost of additional quantization noise.
For K V C O = 140 MHz/V and V A = 0.5 mV, the phasenoise-induced output noise will be below the quantizationnoise-induced output noise if the VCO phase noise is below -65 dBc/Hz for offset frequencies above 1.17 MHz, which is easily attainable by low-power VCO's [20] .
IV. COUNTER SIZE AND WRAP-AROUND
Due to practical limitations, the maximum counter output in a VCO-based PD M is limited, especially in compact readouts where the area of the counter must be minimized [9] . A possible issue is counter wrap-around, i.e., when the counter overflows. In order to design the size of the counter, we will first investigate wrap-around.
A straightforward solution would be to design the counter with overflow protection. Here, we will first observe what happens when both the input and the DAC phase are fixed, i.e., without any feedback. From (2) and (2), assuming equal up and down periods, the minimum size of a non-wrapping counter (C SIZE,non−wrap ) is: Note that C SIZE,non−wrap in this case must be at least larger than F N O M τ U P , which is large ( 8 bits) for typical values (F N O M > 500 MHz, τ U P > 100 ns). A similar constraint also exists for the down-counting phase.
If the counter is allowed to wrap-around (or overload) between up/down counts, this limitation is relaxed because only the remainder after a sequence of up and down counts must be smaller than the counter size. This can be simply expressed as:
where C is defined in (4), and does not depend on F N O M . Wrap-around in this case simply means allowing the counter output to overflow, as shown in Fig. 9 . Intuitively, (19) means that the still operates correctly if the counter wraps around, as long as the output sampled by the quantizer is correct. This can be observed from Fig. 9 , which shows how wrapping does not affect the latched counter result. Since a wrapping counter can be of smaller length and does not need any additional logic for overload detection, it is simpler and hence occupies less silicon area. Thus, we will assume the use of a wrapping counter in the following.
The problem in a wrapping counter occurs when the counter value wraps around at, or just before a sampling moment, as illustrated in Fig. 10 . Since the error ruins the integrated history of the signal, it is not shaped by the loop and introduces a significant error. The erroneous bits generated during the recovery process will corrupt the output and influence both the decimated output (i.e., the accuracy) and the resolution. The wrap-around can be avoided by limiting the counter's output swing, which is analogous to limiting the output swing of integrators in a regular modulator to avoid amplifier saturation [21] .
For a single-bit PD M, wrap-around can be avoided if the peak-to-peak swing of the latched counter value is less than half the counter length. In that case, the output bit-stream is the sampled counter MSB, and we have:
Where C P P is the peak-to-peak swing of the counter and S is the number of bits of the counter. Since C P P is dependent on the input signal amplitude (V I N ) and VCO gain (K V C O ), an interesting trade-off exists between counter size and quantization noise. For low quantization noise, V I N and K V C O need to be high [from (12) ], which means a larger counter is necessary to avoid wrap-around.
C P P is bounded for a first-order modulator and is approximately constant over a bounded range of DC inputs [18] . A similar analysis can be made for an M-bit PD M, as shown in Fig. 11 . Counter wrap-around can be prevented if the peak-to-peak swing of the counter is guaranteed to be less than 2 S−M . Therefore, for a general multi-bit case, we have:
As a convenient reliability measure, the input phase range can be restricted to be between the second highest and second lowest phase DAC steps, which relaxes (21) to S > log 2 (C P P ) + M − 1. An example of a PD M used in a temperature sensor will demonstrate a typical C P P value in section VII.
Another case where the counter can wrap-around is at the start of the conversion. This first count value can be very large and can cause a wrap-around. We will assume that the counter is reset to its median value (2 S−1 ) and that the input phase is bounded within [0 ], where 0 and are the minimum and maximum value of the phase DAC ( D AC ), respectively. In this case, maximum value of | I N − D AC | ≤ /2, and from (4), we find the maximum count (C M AX ) to be:
To avoid wrap around, the following condition must hold:
Note that (20) and (21) (20) and (21) must be modified by changing /2 with .
The constraint imposed by (21) is different from (18) or (19) , since it is not dependent on signal statistics. It is instead dependent on , i.e., the span of the phase DAC. Resetting the counter to 2 S−1 instead of another arbitrary value also helps minimizing the counter size.
V. NON-LINEARITY
Because of the sine term in (4), the PD M exhibits a systematic non-linearity. This non-linearity can either be corrected during digital post-processing [6] , or by using small range(s) for D AC [22] , thus linearizing the sine term.
The non-linear relation between the average of the output bitstream (μ) and the input and DAC phase is described by the following equation for a single-bit PD M: Note that although μ itself is a non-linear function of I N , it is independent of any circuit parameters, i.e., its non-linearity is systematic. However, additional nonlinearities can shift this systematic curve, and add inaccuracy to the design. From literature, VCOs are known to be highly nonlinear with respect to the amplitude of their frequencycontrolling input signal. For this reason, many techniques to improve VCO non-linearity have been adopted in VCO-based ADCs [23] - [25] . However, since the information in a PD M is encoded in the phase of the input signal, VCO non-linearity will have a smaller effect in the proposed readout, as demonstrated in the following.
For a sinusoidal input as in (1), the VCO's amplitude nonlinearity will produce tones at harmonics of F I N . Considering only second and third harmonic of F I N , the VCO output frequency can be expressed as:
where A N is the amplitude of the N-th harmonic component.
Combining (4) and (23), we get the total count after up/down periods as:
Due to the up/down operation, the second harmonic cancels out and third harmonic only adds a gain error as long as
. This means that the linearity can be improved if I N − D AC is made smaller, as will be demonstrated by simulation in the following. However, in the general case, (27) is modified to: . In this case, the systematic non-linearity is a function of the ratio A 3 /A 1 , which strongly depends on the VCO circuit parameters. If A 3 /A 1 is fixed, the error can be eliminated by batch trimming but any spread will add inaccuracy.
From (25), we can make an important conclusion: First order errors in absolute values of A 1 or A 3 do not influence μ. This is important in sensor applications, where changes in A 1 (via K VCO ) over temperature and other environmental effects are rejected by the system.
Any non-linearity in the VCO adds harmonic components of the input signal but does not cause any non-linear distortion in the phase of the fundamental tone. Since an ideal phase readout is sensitive only to the phase of the fundamental, it is not affected by the VCO's amplitude distortion. Therefore, as the PD M behaves more closely to an ideal phase detector, for example using a smaller DAC phase range, it rejects VCO non-linearity better.
As an example, we analyze the case where A 1 /A 3 = 40 dB for a single-bit modulator spanning a 90
was chosen as a realistic third-order non-linearity of a typical VCO [12] . The non-linear error of such a PD M over the full range is shown in Fig. 12(a) as the red curve. The blue curve shows the case where A 3 = 0, and the black curve shows the difference between the two cases. The VCO non-linearity causes a ±0.5 • error.
When the phase range, i.e., the maximum I N − D AC , is changed to 11.25 • , as shown in Fig. 12(b) , the error then reduces to less than 2 m • . A reduction in the phase range can be easily achieved in multi-bit PD Ms or two-step PD Ms [7] , thus making such architectures robust to the non-linearity of typical VCO's, which show third-harmonic distortion ranging from -40 to -60 dB. It must be again highlighted that the high tolerance to distortion of the proposed read-out is an inherent property of phase-domain read-outs. Even a large distortion in the amplitude domain at the system input does not significantly affect the phase of the signal, which is the parameter carrying the information to be detected and converted.
However, the VCO's phase distortion or its signal-dependent delay will impact non-linearity. This necessitates the use of fast response VCO's or constant-bandwidth gain stages to drive the VCO, in order to control its delay. As an example, for a temperature sensor application [8] , the gm-stage that drives the VCO needs to be biased with a PTAT current to improve linearity.
Current-starved inverters or simply current-controlled oscillators (CCO) are a good candidate for implementation of VCOs in PD Ms [8] because a CCO can respond very quickly to changes in its biasing current. If this CCO is driven by a gm-stage [8] , that gm-stage dominates the VCO's delay. A gm-stage can be designed to have a relatively signalindependent bandwidth and thus the VCO's delay is only a weak function of the input signal.
VI. SECOND-ORDER MODULATOR
It is well known that first order modulators are affected by idle tones if the input signal does not have enough white noise content [18] [21] . In sensor applications working with small signals, the 1 st -order system in Fig. 2(a) is sufficiently dithered for achieving proper quantization noise behavior. For higher resolution systems, input noise may not provide sufficient dithering and higher-order PD M may be required. Fig. 13 shows the block diagram of a second-order fullydigital PD M, where the quantizer in Fig. 2(a) has been replaced by a digital modulator. A linear-feedback shift register (LFSR) can be used to add dither to the quantizer.
Secondary feedback is applied via the digital gain term G. The digital M itself can be operated at the relatively low sampling rate of the quantizer (F S ). This results in a minimal power penalty when increasing the modulation order. Fig. 14 shows the simulated power spectral density (PSD) of the second-order PD M with the chosen variables. When compared to the first-order modulator in Fig. 8 , this modulator is able to accommodate a much larger input voltage swing and thus has 23 dB better SNR due to 14x increase in K V C O V A .This improvement in SNR comes at a cost of larger area, higher VCO frequency, and requirement for higher V A and better VCO phase noise and linearity specs. In modern digital processes, the impact of additional area and higher VCO frequency can be negligible for applications requiring high-resolution from the PD M. As the amplitude of the input signal increases, VCO linearity becomes a critical practical problem. Larger input amplitude implies that both quantization and VCO phase noise contributes less, but the VCO will exhibit more distortion. This can be tackled using the techniques discussed in Section V.
VII. AN EXAMPLE DESIGN: PD M FOR TD TEMPERATURE SENSOR
In order to confirm the theoretical analysis presented in this work, we will consider the design and analysis of the multi-bit PD M used to read out a thermal-diffusivitybased temperature sensor in a 40-nm CMOS process [9] . Specifications of the PD M can be directly derived from the specifications of the temperature sensor. The input signal from In order not to degrade the sensor's resolution, we need to derive the K V C O value that sufficiently suppresses the counter's quantization noise. We choose σ P,r = 23 m • [0.4 mrad in (12)], i.e., equal to half of the signal noise, which results in a 12% SNR degradation. From (12) , K V C O is then found to be 180 MHz/mV. In practice, since K V C O can change dramatically due to process spread and temperature, we chose K V C O = 200 MHz/mV in the nominal case with worst-case of K V C O = 160 MHz/mV. Since we want to observe the worst cases for both resolution and wrap-around, we assume K V C O = 160 MHz/mV for quantization-noise calculation and 200 MHz/mV for wrap-around estimation.
Experimental results also confirm this analysis. Fig. 15 shows the power spectral density (PSD) of the prototype sensor [9] as well as calculated counter quantization, thermal and combined noise densities. The sensors exhibit an RMS resolution of 1 mrad (0.36 • C for the temperature reading) within 500 Hz, which agrees well with a total computed RMS resolution of 0.95 mrad [0.8 mrad due to sensor noise; 0.45 mrad due to counter quantization noise according to (12) ].
The next step is determining the counter size (S) from (19) and (21) . The modulator is designed to span = 78.75 • , with a phase DAC range from 11.25 • to 90 • , resulting in S > 6.12 from (23). For (19) , we need to fix M, or the number of modulator bits. M = 3 was chosen as a good trade-off between phase DAC area and quantization noise suppression. The mixed-signal model in Fig. 7 for K V C O = 200 MHz/mV and I N = 47 • was used to obtain a histogram of the counter output swing in Fig. 16(a) . In this model, thermal noise floor shown in Fig. 15 was added to the input. The peak-to-peak swing is 18 count values for 8192 samples. According to (19) , 2 S−M > 18 to avoid wrap-around, which implies S ≥ 8. This satisfies the requirement from (21) as well. The simulated counter swing was compared to the measurement results in order to validate the simulation model. For this, the measured 3-bit MSBs of the counter (bit-stream) was compared to the 3-bit representation of the counter swing, shown on a histogram plot in Fig. 16(b) . For the measurement, 8192 samples were obtained also at I N = 47 • . The measured and simulated histograms align, and the small difference between them is within the thermal noise budget.
VIII. CONCLUSIONS
This paper presents the first theoretical analysis of the operation of a VCO-based PD M. The derived theoretical model is shown to be in good agreement with both simulation and experimental results.
Quantization noise, counter wrap-around and settling time can add additional errors and design constraints in VCO-based PD Ms with respect to fully analog PD Ms. However, with enough VCO gain and a sufficient number of counter bits, the performance gap between analog and VCO-based modulators can be abridged. In addition, it has also been shown that the high non-linearity of practical VCO's can be tolerated by PD Ms. This allows the implementation of compact, scalable, mostly digital and accurate PD Ms, thus making them ideal for implementation in nanometer CMOS technologies.
